A model is described and analyzed for a multiprocessor shared memory system in which each memory bank can service a fixed number of access requests per cpu cycle.
"A Model for Memory Interference in Multiprocessors." Missouri J. Math. Sci. 3 (1) 12 - 19, Winter 1991. https://doi.org/10.35834/1991/0301012