Journal of Applied Mathematics

Function Synthesis Algorithm of RTD-Based Universal Threshold Logic Gate

Maoqun Yao, Kai Yang, Congyuan Xu, and Jizhong Shen

Full-text: Access denied (no subscription detected)

We're sorry, but we are unable to provide you with the full text of this article because we are not able to identify you as a subscriber. If you have a personal subscription to this journal, then please login. If you are already logged in, then you may need to update your profile to register your subscription. Read more about accessing full-text

Abstract

The resonant tunneling device (RTD) has attracted much attention because of its unique negative differential resistance characteristic and its functional versatility and is more suitable for implementing the threshold logic gate. The universal logic gate has become an important unit circuit of digital circuit design because of its powerful logic function, while the threshold logic gate is a suitable unit to design the universal logic gate, but the function synthesis algorithm for the n -variable logical function implemented by the RTD-based universal logic gate (UTLG) is relatively deficient. In this paper, three-variable threshold functions are divided into four categories; based on the Reed-Muller expansion, two categories of these are analyzed, and a new decomposition algorithm of the three-variable nonthreshold functions is proposed. The proposed algorithm is simple and the decomposition results can be obtained by looking up the decomposition table. Then, based on the Reed-Muller algebraic system, the arbitrary n -variable function can be decomposed into three-variable functions, and a function synthesis algorithm for the n -variable logical function implemented by UTLG and XOR2 is proposed, which is a simple programmable implementation.

Article information

Source
J. Appl. Math., Volume 2015 (2015), Article ID 827572, 7 pages.

Dates
First available in Project Euclid: 17 August 2015

Permanent link to this document
https://projecteuclid.org/euclid.jam/1439816408

Digital Object Identifier
doi:10.1155/2015/827572

Mathematical Reviews number (MathSciNet)
MR3358360

Citation

Yao, Maoqun; Yang, Kai; Xu, Congyuan; Shen, Jizhong. Function Synthesis Algorithm of RTD-Based Universal Threshold Logic Gate. J. Appl. Math. 2015 (2015), Article ID 827572, 7 pages. doi:10.1155/2015/827572. https://projecteuclid.org/euclid.jam/1439816408


Export citation

References

  • N. Muramatsu, H. Okazaki, and T. Waho, “A novel oscillation circuit using a resonant-tunneling diode,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '05), pp. 2341–2344, May 2005.
  • P. Mazumder, S. Kulkarni, M. Bhattacharya, J. P. Sun, and G. I. Haddad, “Digital circuit applications of resonant tunneling devices,” Proceedings of the IEEE, vol. 86, no. 4, pp. 664–686, 1998.
  • X. Chen and S. L. Hurst, “A consideration of the minimum number of input terminals on universal logic gates and their realization,” International Journal of Electronics, vol. 50, no. 1, pp. 1–13, 1981.
  • V. Beiu, J. M. Quintana, and M. J. Avedillo, “implementations of threshold logic–-a comprehensive survey,” IEEE Transactions on Neural Networks, vol. 14, no. 5, pp. 1217–1243, 2003.
  • Y. X. Zheng and C. Huang, “Complete logic functionality of reconfigurable RTD circuit elements,” IEEE Transactions on Nanotechnology, vol. 8, no. 5, pp. 631–642, 2009.
  • S. M. Mirhoseini, M. J. Sharifi, and D. Bahrepour, “New RTD-based general threshold gate topologies and application to three-input XOR logic gates,” Journal of Electrical and Computer Engineering, vol. 35, no. 1, Article ID 463925, pp. 1–4, 2010.
  • K. K. Likharev, “Hybrid CMOS/nanoelectronic circuits: opportunities and challenges,” Journal of Nanoelectronics and Optoelectronics, vol. 3, no. 3, pp. 203–230, 2008.
  • J. Lee, S. Choi, and K. Yang, “A new low-power RTD-based 4:1 multiplexer IC using an InP RTD/HBT MMIC technoligy,” in Proceedings of the 22nd International Conference on Indium Phosphide and Related Materials, pp. 1–3, Kagawa, Japan, June 2010.
  • S. Kolłodziński and E. Hrynkiewicz, “An utilisation of boolean differential calculus in variables partition calculation for decomposition of logic functions,” in Proceedings of the IEEE Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS '09), pp. 34–37, April 2009.
  • E. Hrynkiewicz and S. Kołodziński, “Non-disjoint decomposition of logic functions in Reed-Müller spectral domain,” in Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS '10), pp. 293–296, IEEE, Vienna, Austria, April 2010.
  • E. Hrynkiewicz and S. Kołodziński, “An Ashenhurst disjoint and non-disjoint decomposition of logic functions in Reed-Muller spectral domain,” in Proceedings of the 17th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES '10), pp. 200–204, June 2010.
  • F. Yu, L. F. Wang, R. H. Tan, and H. Jin, “An improved functional decomposition method based on FAST and the method of removal and operation,” in Proceedings of the International Conference on System Science and Engineering (ICSSE \textquotesingle 12), pp. 487–492, Dalian, China, July 2012.
  • Y. Wei and J. Z. Shen, “Novel universal threshold logic gate based on RTD and its application,” Microelectronics Journal, vol. 42, no. 6, pp. 851–854, 2011.
  • R. Zhang, P. Gupta, L. Zhong, and N. K. Jha, “Threshold network synthesis and optimization and its application to nanotechnologies,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 1, pp. 107–118, 2005.
  • S. Muroga, Threshold Logic and Its Application, John Wiley & Sons, New York, NY, USA, 1971.
  • S. L. Hurst, J. C. Muzio, and D. M. Miller, Spectral Techniques in Digital Logic, Academic Press, London, UK, 1985.
  • K. L. Kodandapani and R. V. Setlur, “A note on minimal Reed-Muller canonical forms of switching functions,” IEEE Transactions on Computers, vol. 26, no. 3, pp. 310–313, 1977.
  • K. J. Chen and K. Maezawa, “Monostable-bistable transition logic elements (MOBILES) based on monolithic integration of resonant tunneling diodes and FETs,” Japanese Journal of Applied Physics, vol. 34, no. 2, pp. 1199–1203, 1995. \endinput